
IMAGE SENSOR SOLUTIONS
Overall Chip Block Diagram
oe
R
d[11:0]
Row Address
Decoder
AMP
G
B
MUX 12 Bit A/D
pclk
hsync
POR
APS Array
vsync
Reset
Gen
Clock Gen
Row Address
Gen
Controller
(sequencer)
Vertical Horizontal
Timing Timing
Master Timer
Gain
Control
Power
Control
Register Bank
I 2 C Compatible
Serial I/F
sda
sclk
sadr
reset mclk
extsync
snapshot
pdwn
Figure 1. Chip Block Diagram
Connection Diagram
6
5
4
3
2
1
48 47 46 45 44 43
sclk
snapshot
resetb
pdwn
7
8
9
10
42
41
40
39
RSVD
pwl_ref
atest_in
atest_out
vss_dig
vdd_dig
hsync
vsync
pclk
mclk
d0
RSVD
11
12
13
14
15
16
17
18
KAC-9617
48 PIN LCC
38
37
36
35
34
33
32
31
offset
vdd_ana1
vss_ana1
vref_adc
vss_ana2
vdd_ana2
vss_od2
vdd_od2
1 9 2 0 2 1 2 2 2 3 2 4 2 5 2 6 2 7 2 8 2 9 3 0
Ordering Information
Description
KAC-9617
A small PCB that houses the KAC-9617 sensor together with all necessary discrete components.
KAC-9617IEA
KAC-9617HEADBOARD
www.kodak.com/go/imagers 585-722-4385
3
Email:imagers@kodak.com